



# MACAO

## APD COUNTER MODULE

### DESIGN REPORT

Doc. No VLT-TRE-SHK-11640-0001  
Issue 1.0

Date : 26 – Feb- 2001

	Prepared	Approved	Released
Fonction			
Nom	R. Kasprzyk	D. Rabaud	F. Chazallet
Signature			

Diffused : ESO 1 ex / SHAKTIWARE 1 ex.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 2/65

## **Change Record**

<b>Issue</b>	<b>Date</b>	<b>Section/Page affected</b>	<b>Reason</b>
1.0	28/02/01	All	First issue

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	R��f. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 3/65

## Contents

<b>1.</b>	<b>SCOPE.....</b>	<b>5</b>
<b>2.</b>	<b>ACRONYMS AND ABBREVIATIONS .....</b>	<b>6</b>
<b>3.</b>	<b>APPLICABLE AND REFERENCE DOCUMENTS .....</b>	<b>6</b>
<b>4.</b>	<b>ACM ARCHITECTURE DETAILED DESCRIPTION.....</b>	<b>7</b>
4.1.	LOGICAL CUTTING OUT DIAGRAM .....	7
4.2.	APD INTERFACE UNIT .....	8
4.2.1.	<i>Hardware characteristics</i> .....	8
4.2.2.	<i>Features</i> .....	8
4.2.3.	<i>Note</i> .....	8
4.3.	FPGA N°1 .....	9
4.3.1.	<i>Hardware characteristics</i> .....	9
4.3.2.	<i>Synchro Unit</i> .....	9
4.3.3.	<i>Counter Unit</i> .....	9
4.3.4.	<i>Interlock Unit</i> .....	10
4.4.	MEMORY UNIT .....	11
4.4.1.	<i>Hardware characteristics</i> .....	11
4.4.2.	<i>Features</i> .....	11
4.5.	VME INTERFACE UNIT .....	12
4.5.1.	<i>Hardware characteristics</i> .....	12
4.5.2.	<i>Features</i> .....	12
4.6.	FPGA N°2.....	13
4.6.1.	<i>Hardware characteristics</i> .....	13
4.6.2.	<i>VME Bus Unit</i> .....	13
4.6.3.	<i>IRQ Unit</i> .....	14
4.6.4.	<i>Test and monitor Unit</i> .....	14
4.6.5.	<i>Timing Unit</i> .....	14
4.6.6.	<i>Sinus Unit</i> .....	15
4.7.	MEMORY WAVE TABLE UNIT .....	15
4.7.1.	<i>Hardware characteristics</i> .....	15
4.7.2.	<i>Features</i> .....	16
4.8.	AMPLIFIER UNIT .....	16
4.8.1.	<i>DAC and OP-Amp</i> .....	16
4.8.2.	<i>Booster Unit</i> .....	17
4.9.	POWER UNIT .....	18
4.9.1.	<i>Hardware characteristics</i> .....	18
4.9.2.	<i>Features</i> .....	19
4.10.	OSCILLATOR .....	19
4.10.1.	<i>Hardware characteristics</i> .....	19
4.10.2.	<i>Features</i> .....	19
<b>5.</b>	<b>SOFTWARE DESCRIPTION .....</b>	<b>20</b>
5.1.	OVERVIEW .....	20
5.2.	SOFTWARE ENVIRONMENT .....	21
5.3.	HARDWARE ENVIRONMENT.....	21
5.4.	STANDARD .....	21

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 4/65

5.5. INTERFACES .....	22
5.5.1. <i>high-level interfaces : interfaces with ESO software running on PowerPC</i> .....	22
5.5.2. <i>Low-level interfaces : interfaces with SHAKTIWARE board</i> .....	27
5.6. IMPLEMENTATION BREAK-DOWN .....	28
5.6.1. <i>AcbHighLevel</i> .....	28
5.6.2. <i>ApdLowLevel</i> .....	33
<b>6. ELECTRICAL AND ENVIRONMENTAL REQUIREMENTS .....</b>	<b>35</b>
6.1. TECHNOLOGY .....	35
6.1.1. <i>Components</i> .....	35
6.1.2. <i>Printed Board</i> .....	35
6.2. POWER CONSUMPTION .....	35
6.3. ENVIRONMENTAL SPECIFICATIONS.....	35
6.4. EMI/EMC FEATURES.....	36
<b>7. MECHANICAL REQUIREMENTS .....</b>	<b>37</b>
7.1. FORM FACTOR .....	37
7.2. UNIT IDENTIFICATION LABEL.....	37
7.3. MECHANICAL OVERVIEW DRAWING.....	38
<b>8. MAINTENANCE AND TESTS FACILITIES .....</b>	<b>39</b>
8.1. ACM MAINTENANCE CONCEPT .....	39
8.2. PLUG 'N' PLAY .....	39
8.3. TEST POINTS .....	39
8.4. MAINTENANCE OPERATIONS.....	40
8.5. SELF-TESTS.....	40
8.6. MONITORING.....	41
<b>9. DOCUMENTATION .....</b>	<b>42</b>
<b>10. PLANNING .....</b>	<b>43</b>
10.1. DEVELOPMENT PLANNING.....	43
10.2. PRODUCTION PLANNING.....	44
<b>11. ACCEPTANCE .....</b>	<b>45</b>
11.1. UNITARY TESTS.....	45
11.2. VALIDATION TESTS .....	45
11.3. INTEGRATION TESTS .....	45
11.4. TEST TOOLS.....	45
11.5. FACTORY SUPPORT EQUIPMENT.....	45
<b>12. ANNEXES 1 ELECTRONICS SCHEMATICS .....</b>	<b>46</b>
<b>13. ANNEXES 2 LEMO CONNECTOR.....</b>	<b>59</b>

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 5/65

## 1. SCOPE

This document is the Design Report of the APD Counter Module for the MACAO instrument.


This issue is written for the FDR of 14 March 2001.

The APD Counter Module is a VME Slave Board with dedicated hardware to collect 60 differential APD signals and to count their pulses synchronised with a square wave.

The board supplies the interlock signal which controls the power of APD.

In parallel, the board generates a sinusoid controlled in amplitude, in frequency and in phase (with square wave).

Principle scheme :



The user needs :

- to define the frequency and the amplitude of the sinusoid,
- to define the square wave associated to counter A and the square wave associated to counter B,
- to define the shift between sinusoid and “square wave counter A + square wave counter B”,
- to configure the interlock system .

The user needs to have the capability to tune the sinusoid frequency and to adapt the sinusoid amplitude without opening the Adaptive Optics loop.

 SHAKTI	MACAO <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 6/65

## 2. ACRONYMS AND ABBREVIATIONS

EMC	Electro Magnetic Compatibility.
EMI	Electro Magnetic Interference.
MACAO	Multiple Application Curvature Adaptive Optics.
ACM	APD Counter Module.
FPGA	Field Programmable Gate Arrays.
VHDL	Very High Description Language.

## 3. APPLICABLE AND REFERENCE DOCUMENTS

Technical Specification MACAO APD Counter Module, Doc No VLT-SPE-ESO-11640-2262 Issue 1.0 date 03/08/00.


Proposal MACAO APD Counter Module, Doc No SHK-RTE-PRJ-00010 Issue 1.0 date 29/09/00.

Addendum on the Proposal MACAO APD Counter Module, Doc No SHK-RTE-PRJ-00010 Issue 1.1 date 24/11/00.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 7/65

## 4. ACM ARCHITECTURE DETAILED DESCRIPTION

### 4.1. Logical cutting out diagram



 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 8/65

## 4.2. APD interface unit

### 4.2.1. Hardware characteristics

Type of unit : Numeric (TTL).

Main components :

- 2 SCSI connectors 68 cts shielded receptacle right angle. Ref: AMP 787171-7
- 15 Quad differential line receiver. Ref NS DS26C32ATM.

Power : +5Volts.

Consumption : 350 mA max.

Schematic : Eg. Annexe n° 1 p47 to p51.

### 4.2.2. Features

We use two SCSI connectors in front face panel to recover the 60 differential APD signals.

The APD signals are transferred in TTL format with a RS422 receiver.

### 4.2.3. Note

**Beware** at the ESO request, we supply the power (+5v) on the SCSI connector. This power is filtered (EMI filter) and we implant a fuse with the board power.

ESO must check the use of this power, in particular the consumption and the ground reference.

Beware the EMC interference on the power line.

This consumption is not integrated in total consumption.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 9/65

### 4.3. **FPGA N°1**

This FPGA is dedicated to APD counters.

The goal is to synchronize the APD signals with our basic clock, to count their pulse in reference to square enable signals.

It oversees the counter value and supplies the interlock signal.

It memorizes the counter value in a Dpram module (memories unit).

#### 4.3.1. **Hardware characteristics**

Type of unit : Numeric (TTL).

Main components :

- FPGA. Ref: Xilinx XC4036XLA-09HQ240I.
- Prom configuration. Ref: Xilinx XC1701LPC20I .

Power : 500mA peak (during configuration), about 300mA in working.

Consumption : +3.3Volts.

Schematic : Eg. Annexe n° 1 p52 & p53

FPGA characteristics :

- Max frequency post layout : 50 Mhz.
- Occupation rate : 85% (25 Kgates equivalent).
- Pinout number : 120/193.

#### 4.3.2. **Synchro Unit**

Because the APD signal waveform specification is very hard (pulse width min 25 ns with a dead time min 40ns) we synchronise all APD signals on our basic clock (40MHz), an installation with RS flip flop plus an anti-metastability system is implanted in the design.

At each pulse rising edge, we increase a dedicated counter.

#### 4.3.3. **Counter Unit**

The Counter unit is composed of 1 banks of 60 counters each 12 bits.

The counting is enabled by two square enable signals coming from Timing Unit (namely Count\_A and Count\_B). We count if one of these 2 signals is enable.

The transfer in the memory bank is made in two steps:

- 60 counters at the end of Count\_A signal.
- 60 counters at the end of Count\_B signal.


 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 10/65

Remarks on the bit width:

The counting rate is limited to an average frequency of 2 Mhz, the maximal coding value is acquired with the slower frequency of the square signal.  
2Mhz / 1.5 KHz gives less than 1340 counts and our bit width is 12 bits (4095 counts).

#### 4.3.3.1. NOTE

In order to have a good transfert after each square wave signal (Count\_A and Count\_B), we need a dead time of 1 clock cycle (25ns).



#### 4.3.4. Interlock Unit

##### 4.3.4.1. HARDWARE CHARACTERISTICS

Type of unit : Numeric (TTL)

Main components :

- 2 NPN transistors. Ref: fairchild MMBTA42.
- 2 SMC connectors. Ref: radiall R112665.
- Led. Ref: agilent HLMP-NG07.

Power : +5Volts.

Consumption : 50mA (if interlock active).

Schematic : Eg. Annexe n° 1 p52.

##### 4.3.4.2. FEATURES

This unit monitors the count rate of all APDs.

It supplies the interlock signal and interlock led on the front face panel.

It drives an IRQ on the VME Bus.

If one counter exceeds a value written by software (via interlock count data register), the interlock signal is active. This check is performed automatically each time at the end of counting.

The interlock signal is latched and remotely controllable (via interlock system register).

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 11/65

The interlock signal is combined with a pull-down resistor and NPN transistor to drive a relay .

The signal output is in open collector during power on reset.

Note : we have implanted a free wheeling diode on the board for the relay but we recommend that the relay has also a free wheeling diode.

In fact, if there is not a free wheeling diode integrated, the cable conducts the overvoltage up to our board (beware for the EMC requirements).

On the front face panel, we have one SMC connector for the interlock signal and one SMC connector for the power of interlock relay.

Between the power interlock relay connector and the +5V supply, we have put a fuse and an EMI filter.

A front panel LED indicates the state of the interlock signal, it is possible to disable (via interlock system register).

An IRQ (BusVME) is supplied when the interlock signal is active, we keep the possibility to mask this IRQ (via the IT system register).

In every case (IRQ enable or disable), if the interlock system detect a saturation we shutdown the APD power through interlock signal AND we signal it in IT system register.

#### 4.4. Memory Unit

##### 4.4.1. Hardware characteristics

Type of unit : Numeric (TTL).

Main components : 2 Dual port static RAM. Ref: cypress CY7C133-25J1.

Power : +5Volts.

Consumption : 340mA.

Schematic : Eg. Annexe n° 1 p52.

##### 4.4.2. Features

A 32 bits DPRAM is implemented as an interface between the ACM and the CPU board.

The data transfert is possible in VME32BLT mode.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 12/65

The maximum rate transfert depends on the VME Master board.  
The theorical pure delay between the first and the last data read is 4,8µs in BLT mode.

The memory is described as below:

Address	Data_MSB (31-16)	Data_LSB (15-00)
0	CountA_APDin1	CountA_APDin0
...	...	...
29	CountA_APDin59	CountA_APDin58
30	CountB_APDin1	CountB_APDin0
...	...	...
59	CountB_APDin59	CountB_APDin58
60	CountB_APDpulse_test	CountA_APDpulse_test
61	A5A5	Count_trame

The trame indice corresponds at :

- 0 if square wave CountA ,
- 1 if square wave CountB.

The Count\_trame is the value of the trame (15 bits), this value is remotely controllable (via interlock register system).

## 4.5. VME interface Unit

### 4.5.1. Hardware characteristics

Type of unit : Numeric (TTL).

Main components :

- 2 20 bits Bus interface D-type latches tristate. Ref: TI SN74ABT16841DL.
- 2 16 bits Bus transceivers tristate. Ref: fairchild 74ABT16245CSSC.
- 2 quad NAND buffer (Open collector). Ref: fairchild 74F38SC.
- 1 octal bidirectional transceivers tristate. Ref: fairchild 74ACT245SC.
- 2 connectors DIN41612. ref: harting 09-03-196-6921.

Power : +5Volts.

Consumption : depends on VME bus activities 700mA peak. 300mA average.

Schematic : Eg. Annexe n° 1 p58.

### 4.5.2. Features

This unit answers at the VME Bus electrical interfaces.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 13/65

## 4.6. FPGA n°2

This FPGA is dedicated to VME bus interface and generated the sinusoid and square wave signals.

It supplies also an APD test pulse to answer to self test, monitoring and maintenance requirements.

### 4.6.1. Hardware characteristics

Type of unit : numeric (TTL).

Main components :

- FPGA. Ref: Xilinx XC4036XLA-09HQ240I.
- Prom configuration. Ref: Xilinx XC1701LPC20I.
- Rotary dip switches. Ref: apem PT65103.

Power : 500mA peak (during configuration), about 300mA in working.

Consumption : +3.3Volts.

Schematic : Eg. Annexe n° 1 p56 & p57.

FPGA characteristics :

- Max frequency post layout : 48 Mhz.
- Occupation rate : 42% (12.5 Kgates equivalent).
- Pinout number : 191/193.

### 4.6.2. VME Bus Unit

This unit generates the signals to control the VME Bus interface unit in Slave.

It contains the state machines to answer to different access :

- Read/write normal mode on 16 bits,
- Read BLT mode on 32 bits,
- IRQ.

This unit compares the physical address board to VME address Bus to check an access.

The physical address board is configurable via 3 rotary dip switches (hexadecimal) which represent the MSB (31-20) VME Bus address.

The board has an 20 bits address space.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 14/65

#### 4.6.3. IRQ Unit

This unit contains the IT system register to affect the different interrupts (Interlock, Transfer count) to an IRQ VME level.

This register has an option to mask the IRQ.

#### 4.6.4. Test and monitor Unit

To answer to self test, monitoring and maintenance requirements, we deliver a calibrated signal, where the width and the dead time are programmable by tick of 25ns (via APD test pulse data and system registers).

This unit checks the right functionning of FPGA n° 1 (synchro unit, counter unit, timing unit, memory unit, interlock unit).

#### 4.6.5. Timing Unit

This unit controls the wave table memory bank supplies two square wave signals (Count\_a and Count\_B) and one pulse signal (Transfert\_Count) to the counter unit.

It drives an IRQ on the VME Bus.

This unit is combined with the sinus unit and amplifier unit to generate the sinus wave signal which drives the membrane mirror.

Our system is based on two banks of 32K\*16 bits.

The data word is composed of :

	Bit 15	Bit14	Bit 13-12	Bit 11-0
Data	Count_B	Count_A	Blank	Data sinus wave

We can swap between the banks (via sinus system register) to adjust the sinusoid without opening the system loop.

The transfer of the allocation table is set to about 32ms.

To initiate the system, this operation has to be done at initialization.

When one bank is used to generate the sinusoid, we can write in parallel the other bank (via sinus system register).

Moreover, this system presents the advantage to have the control signals integrated with sinus generation and enables all possible phases and periods.

Two deviation phase registers are implemented (Count\_A data and Count\_B data register) to calibrate the square wave signal in relation with the sinusoid.

These registers are taken into account via Count system register.

At the end of each square wave signal, a pulse signal (Transfer\_Count) is generated to transfer the counter value in the Dram module (eg counter unit).

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 15/65

At the end of Count\_B, an IRQ (BusVME) is supplied.

In order to respect the full 1Hz resolution , we have a sampling rate of 25ns.  
(1Hz on 3Khz frequency gives a delay <110ns).

Our system has always the same sampling rate (40Mhz) depending on frequency (1.5Khz up to 3Khz), that implies we have a dynamic allocation table.  
For 3Khz we have 13Ksample and for 1.5Khz we have 26Ksample.  
This dynamic is software controllable via Table1\_count data register and table2\_count data register.

#### 4.6.5.1.NOTE

At the ESO demand, we have output:

- Count\_A signal on the P2-C1 connector,
- Count\_B signal on the P2-C2 connector.

#### 4.6.6. Sinus Unit

This units generates the signals to control the sinusoid chain in relation with amplifier unit.

We have one serial link for the amplitude reference DAC (16 bits).  
With this component, we cover the sinusoid amplitude range of 0.565Vpeak to 5.65Vpeak.  
This DAC is controllable via amplitude data register and amplitude system register.

We have one serial link for the attenuator component (8 bits).  
With this component, we attenuate the sinusoid amplitude by step 0dB to -62 dB  
This attenuator is controllable via attenuator data register and attenuator system register.

Moreover, we have the possibility to put in stand-by the sinusoid via the sinus system register.

### 4.7. Memory Wave Table Unit

#### 4.7.1. Hardware characteristics

Type of unit : Numeric (TTL).

Main components :

- 2 Static RAM. Ref: IDT71016S15I.
- 2 16 bits buffer/drivers tristate. Ref: TI SN74ABT162244DL.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 16/65

Power : +5Volts.

Consumption : 350mA.


Schematic : Eg. Annexe n° 1 p56.

#### 4.7.2. Features

This unit contains two sinus wave tables.

These memories are read at 40Mhz, to improve the EMC requirement, we have chosen the data buffer component with serial resistors integrated.

### 4.8. Amplifier Unit



#### 4.8.1. DAC and OP-Amp

##### 4.8.1.1. HARDWARE CHARACTERISTICS

Type of unit : Numeric and analogic.

Main components :

- Low dropout voltage reference 2.5V. Ref: AD REF192GS.
- Voltage output 16 bits DAC. Ref: AD AD5541CR.
- 12Bits 125MPS TxDAC. Ref: AD AD9752AR.
- Voltage feedback amplifiers. Ref: AD AD8055AR.
- Audio Attenuator. Ref: NS LM1971M.
- High Speed amplifier. Ref: AD AD8051AR.

Power :+3.3V, +5V, +5VA, -5VA.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 17/65

Consumption : +3.3V : 5 mA.  
+5V : 2 mA.  
+5VA : 80 mA.  
-5VA : 35 mA.

Schematic : Eg. Annexe n° 1 p54 & p55 .

#### 4.8.1.2.FEATURES

The reference voltage component gives a 2.5 Volts with a precision of 0.4%.

The DAC Voltage 16 Bits divides this reference (via sinus unit) to give a 0.1Vpk to 1Vpk of amplitude voltage range for the sinusoid with a total precision of +/- 3 LSB.

The DAC Current 12 bits supplies the sinus waveform between the – xVpk to xVpk. (x = 0.1 up to 1) via timing unit and wave table memory.

This Dac has a settling time min to max value of 35ns and a total precision of +/- 1.5 LSB.

The AOP converts the current output to voltage output with a settling time of 20ns.

To conclude we have a sinus waveform with 14 bits resolution on amplitude, and a precision < 1Hz on the frequency (sample rate 40Mhz).

The attenuator via sinus unit divides the amplitude sinus signal by step 1dB between 0dB to –62dB.

The link between the attenuator and the amplifier and the AOP is made by capacitor. We have a mounted option to strap this attenuator to improve the sinus chain. (Provided that EOS permits a sinus wave output amplitude between 0.565Vpeak to 5.65Vpeak).

#### 4.8.2. Booster Unit

##### 4.8.2.1.HARDWARE CHARACTERISTICS

Type of unit : Analogic.

Main components :

- Audio power amplifier. Ref: NS LM1876F.
- Lemo connector B series. Ref: EPG.00.302.NLN.

Power : +12V, -12V.

Consumption : +12V: 1,41Apeak.  
-12V: 1,41Apeak.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 18/65

Schematic : Eg. Annexe n° 1 p55.

#### 4.8.2.2.FEATURES

This component is the booster of the sinusoid to give the power amplifier.

To answer at EOS requirements :

- 4 W / 4Ohms.
- Bandwidth 500Hz-9Khz -3dB.
- THD <= 5% at max power.

The bandwidth and the total harmonic distortion is ensured by the specification component.

We adjust the bandwidth by external component (dedicated capacitor).

For example, in the graph typical performance 15W on 4ohms gives a THD < 0.1%.

To obtain 4W on 4 Ohms we have a Vpeak = 5.656V, we adjust by external components the Gain of the amplifier.

We put a gain of 5.65 with precision (=0.1%) resistors that permits an voltage input of 1Vpeak max.

To improve the power dissipation, we need an heat sink > 13° c/W.

At max power, we need 1.41Apeak on the +12V and -12V line power.

The VME request is 1.5A in permanent state on these line powers.

To improve the EMC, we have implanted high charge capacitors with low ESR on the +12V and -12V line power near the amplifier component.

The link between the amplifier and the membrane mirror is actually direct.  
We have implanted a mounted option to have a capacitor link (4700 µF).

The Lemo connector uses a push-pull self latching connection system, the current max is 2A.

This connector has two contacts, we have a mounted option to put the analogical ground on the second contact.

### 4.9. Power Unit

#### 4.9.1. Hardware characteristics

Type of unit : Power.

Main components :

- Positive regulator voltage 500mA. Ref: ON MC78M05BDT.
- Negative regulator voltage 500mA. Ref: ON MC79M05BDT.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 19/65

- Low drop out voltage 1.5A. Ref: MIC29150-33BU.

Power : +5Volts, +12Volts, -12Volts.

Consumption : +5V : 20mA.  
+12V : 20mA.  
-12V : 20mA.

Schematic : Eg. Annexe n° 1 p47 & p54 .

#### 4.9.2. Features

We use a low drop out voltage to provide a 3.3 voltage for the FPGA components.

We use a positive voltage regulator to provide the +5 analogic voltage référence for the DAC components and discreet AOP ( on the +12V line of VME interface).

We use a negative voltage regulator to provide the -5 analogic voltage référence for the DAC components and discreet AOP ( on the -12V line of VME interface).

We implant fuses and EMI filter on each power lines.

The calcul of power dissipation on each regulator proves that we do not require special heat sink.

### 4.10. Oscillator

#### 4.10.1.Hardware characteristics

Type of unit : Numeric (TTL).

Components :

- Oscillator 40Mhz. Ref: IQD IQXO-70-40Mhz.
- Skew clock driver. Ref: NS CGS74B2525M.

Power : +5Volts.

Consumption : 40mA.

Schematic : Eg. Annexe n° 1 p56.

#### 4.10.2.Features

This oscillator supplies the basic clock 40Mhz.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 20/65

## 5. SOFTWARE DESCRIPTION

The board described in this document is provided with a software library that has the purpose of simplifying the board control for ESO developers.

This chapter describes on one hand the low level interfaces with the board itself and on the other hand the high level interfaces with software running on CPU.

### 5.1. Overview

To help the reader to understand this chapter we shortly recall the functionalities provided by this board to the user and also the main hardware components to configure.

The hardware solution design to answer to these requirements is composed of :

- one programmable memory which allows the user to define the pattern and the frequency of the modulation signal (bit 11 to 0) and to define the square wave counter A and B (bit 15 and 14).  
(a second table identical to this one allows to switch in real time between two frequency for tuning purpose).
- one programmable 12 bits converter which allows to generate a sinusoid with an amplitude between 0,1 and 1 Volt Peak. To define the amplitude we use a programmable reference voltage which allow to cover the dynamic range (0,1 to 1 Volt) with an accuracy 16 bit.
- one programmable attenuator which could be used if the required amplitude is smaller than 0,1 Volt. This component is placed after the 12 bits converter.
- One booster to amplify the signal by a factor of 5,65.
- One interlock system.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 21/65

## 5.2. Software environment

The LCU software environment consists in :

- Tornado operating system,
- LCU Common Software (LCC).

## 5.3. Hardware environment

The main hardware elements of the MACAO RTC are :

- 1 PowerPC board as Supervisor (LCU),
- 1 PowerPC board as Real Time computer,
- 1 APD counters board (SHAKTIWARE ),
- 1 TIM board,
- 1 MAC4 board,
- 1 VME4SA board,
- 1 ACRO9481 board,
- VMIVME5576 board,

## 5.4. Standard

The standard prescribed by the “VLT Software, Programming Standards” and guidelines described in “Guidelines for the development of VLT Application Software” are applied.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	RÉF. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 22/65

## 5.5. Interfaces

### 5.5.1. high-level interfaces : interfaces with ESO software running on PowerPC

General rules for return codes:

- If the command doesn't return data, it returns just a status code. The value 0 always means OK and a negative number encodes an error. Don't use positive numbers.
- If the command returns data, these should be positive. A negative number encodes the error.

The high level functions are coded in acbHighLevel.c. We give hereafter an exhaustive list of the exported functions (to be validate by ESO) :

Names	Description	return value
Int acbInit	Board initialization after power-up to check that the board is accessible.	0: ok -1 : board not present
Int acbShutdown	Reverse of acbInit. Prepare the board to power off. (switch off the signal outputs)	0: ok -1 : failure
Int acbSelfTest (int test)	Board test : this function invoke the self test facilities which are programmed into the board. The parameter 'test' could be :  ACB_TEST_PROBE : controls that the board is accessible  ACB_TEST_MEMORY : tests all the memories in read/write access  ACB_TEST_REGISTER : tests all the registers  ACB_TEST_COUNT : checks that the test counter run correctly  ACB_TEST_SINUS : generates a sinusoid with a pre-define characteristics during one minute (to be confirmed by ESO)  ACB_TEST_ALL : runs all the tests excepted SINUS	0: ok -1 : failure for PROBE -2 : failure for MEMORY -3 : failure for REGISTER -4 : failure for COUNT  a more detailed description will be define during test.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 23/65

Names	Description	Return value
int acbSimulate (int command,int section)	<p>The command could be:</p> <p>ACB_SIM_START</p> <p>ACB_SIM_STOP</p> <p>ACB_SIM_STATUS</p> <p>The first two with obvious meaning, while the third one asks for the status of the simulation, if it is on or off.</p> <p>Section determine the type of simulation :</p> <p>ACB_SIM_FULL_SOFT : with don't access to the board and we apply the code to a full-software board.</p> <p>ACB_SIM_COUNT : we don't read the count value on board but on a pre-define table. In this case we deal with the interrupt and we have the real timing of the board.</p> <p>ACB_SIM_SINUS : we don't activate the sinus output.</p> <p>ACB_SIM_ALL : ACB_SIM_SINUS and ACB_SIM_COUNT</p>	<p>For command START and STOP:</p> <p>0: ok</p> <p>-1 : failure</p> <p>For command STATUS:</p> <p>A number <math>\geq 0</math> is the status, the possible values are :</p> <p>ACB_SIM_ON</p> <p>ACB_SIM_OFF</p> <p>A negative number encoding the failure reason in case of error.</p>
int acbSetFrequency(double frq)	<p>Set the base frequency of the sinusoid and the square wave.</p> <p>Parameter ' frq' is the frequency in Hertz.</p> <p>This function take 35 ms to load the new sinusoid pattern and after switch from one table to the other one between to frame.</p>	<p>0: ok</p> <p>-1 : error</p>
int acbSetPhaseDelay(double phase)	<p>Set the phase shift: this function will set the phase delay between the sinusoid and the square wave.</p> <p><b>IMPORTANT:</b> The sinusoid is the reference and square wave that drives the counters is the slave. This is the wave delayed by this parameter. A negative delay is a phase anticipation.</p> <p>Parameter ' phase' is the phase delay in radians.</p>	<p>0: ok</p> <p>-1 : error</p>

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	RÉF. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 24/65

<b>Names</b>	<b>Description</b>	<b>Return value</b>
int acbTransferIRQEnable(int IRQnumber, FUNCPTR routine, int arg )	<p>Enables IRQ transfer generated after each frame reception. An interrupt should be generated at the end of each transfer: the address of the ISR is provided (parameter 'routine' and 'arg').</p> <p>The IRQ number is given by user.</p>	0: ok -1 : error
int acbGetBlockTransferSize(int flag)	<p>Returns the width of a single BLT transfer in byte.</p> <p>The BLT frame is limited to 256 bytes. We have 60*2 counts 2 bytes each</p> <p>+ 2 bytes test counter + 2 bytes heartbeat for count A</p> <p>+ 2 bytes test counter + 2 bytes heartbeat for count AB</p> <p>This value will be used to allocate memory for the transfer block. If 'flag'!=0 include also the heartbeat and the test counter in the computation.</p>	The number of bytes to allocate for a subsequent BLT transfer.  Flag = 0 return value is 240 bytes  Flag = 1 return value is 248 bytes  A negative number encoding the failure reason in case of error.
int acbGetFrameBLT(void* buffer ,int flag)	Reads a frame of counter values directly through the VME bus into 'buffer' in BLT mode. The size of the buffer was previously computed with acbGetBlockTransferSize. Option: include also the heartbeat with 'flag' != 0.	0: ok -1 : failure
int acbTransferIRQDisable()	Disables the generation of one IRQ after the reception of one frame.	0: ok -1 : failure
int acbGetFrame(void* buffer ,int flag)	Reads a frame of counter values directly through the VME bus into 'buffer'. The size of the buffer was previously computed with acbGetBlockTransferSize. Option: include also the heartbeat with 'flag' != 0.	0: ok -1 : failure

 <b>SHAKTI</b>	<b>MACAO</b>	Réf. : VLT-TRE-SHK-11640-0001
	<b>APD COUNTER MODULE</b>	Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 25/65

<b>Names</b>	<b>Description</b>	<b>Return value</b>
int acbSetAmplitude(double amplitude)	Sets the amplitude: this function will set the amplitude of the sinusoid. This function takes ?? ms and it could be called during closed loop operation in real time mode.  Parameter 'amplitude' ranges from 0 to 1 where 0 is voltage=0 and 1 is the maximum. (5,65 Volt)	0: ok -1 : failure
int acbSetInterlockStatus (int status)	Set interlock: this function enables the interlock after power on or disable it causing the APDs to switch OFF.  The parameter 'status' can be:  ACB_INTERLOCK_ON  ACB_INTERLOCK_OFF	A number >= 0 is the status, table to be provided  A negative number encoding the failure reason in case of error.
int acbInterlockIRQEnable(int IRQnumber, FUNCPTR routine, int arg )	Enables Interlock IRQ generated the interlock system detect one saturation. The address of the ISR is provided (parameter 'routine' and 'arg').  The IRQ number is given by user.	0: ok -1 : error
int acbGetInterlockStatus (void)	Get interlock status	A number >= 0 is the status, table to be provided. Something as:  ACB_INTERLOCK_ON  ACB_INTERLOCK_OFF  ACB_INTERLOCK_NOTACTIVE  A negative number encoding the failure reason in case of error.
int acbInterlockIRQDisable()	Disables the generation of one IRQ after one saturation detection by interlock system.	0: ok -1 : failure

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 26/65

<b>Names</b>	<b>Description</b>	<b>Return value</b>
int acbSetInterlockThreshold(unsigned short threshold)	<p>Set interlock threshold. This threshold defines when an overcount occurs. In this case the interlock will change to OFF state switching off the APDs.</p> <p>Threshold is given in counts per second and is converted in frame counts according to sinusoid frequency in the function.</p>	<p>A number &gt;= 0 is the status, table to be provided</p> <p>A negative number encoding the failure reason in case of error.</p>

The values of :

ACB\_SIM\_START  
ACB\_SIM\_STOP  
ACB\_SIM\_STATUS  
ACB\_SIM\_ON  
ACB\_SIM\_OFF  
ACB\_SIM\_FULL\_SOFT  
ACB\_SIM\_COUNT  
ACB\_SIM\_SINUS  
ACB\_SIM\_ALL  
ACB\_TEST\_PROBE  
ACB\_TEST\_MEMORY  
ACB\_TEST\_REGISTER  
ACB\_TEST\_COUNT  
ACB\_TEST\_SINUS  
ACB\_TEST\_ALL  
ACB\_INTERLOCK\_ON  
ACB\_INTERLOCK\_OFF  
ACB\_INTERLOCK\_NOTACTIVE

Will be define in ApdCounterHighLevel.h. The functions prototypes will also be define in this file.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 27/65

## 5.5.2. Low-level interfaces : interfaces with SHAKTIWARE board

### 5.5.2.1. BOARD ACCESS

To access to the Shaktiware board we use standard VME access mode excepted for the counter table which is read in BLT mode.

The board is seen from the CPU as a structure composed of memory and registers map in the base address of the board.

The struct of this board is given hereafter.

```
struct acbBoard
{
    short int table1[0x8000] ; /* 16 bits memory (read/write) accessible */
    short int nothing0[0x8000] ; /* 16 bits memory (read/write) accessible */
    short int table2[0x8000] ; /* 16 bits memory (read/write) accessible */
    short int nothing1[0x8000] ; /* 16 bits memory (read/write) accessible */
    int dpram[61] ; /* 32 bits memory (read) accessible in BLT mode */
    int nothing2[0x8000 - 61] ; /* 32 bits memory no available (only for mapping) */
    short int interlock_data ; /* 16 bits register (read/write) accessible */
    short int amplitude_data ; /* 16 bits register (read/write) accessible */
    short int attenuator_data ; /* 16 bits register (read/write) accessible */
    short int reserved0 ; /* 16 bits register (read/write) accessible */
    short int countA_data ; /* 16 bits register (read/write) accessible */
    short int countB_data ; /* 16 bits register (read/write) accessible */
    short int APDpulse_data ; /* 16 bits register (read/write) accessible */
    short int table1_count_data ; /* 16 bits register (read/write) accessible */
    short int table2_count_data ; /* 16 bits register (read/write) accessible */
    short int nothing3[0x10000 - 9] ;/* 32 bits memory no available (only for
mapping) */

    short int interlock_system ; /* 16 bits register (read/write) accessible */
    short int amplitude_system ; /* 16 bits register (read/write) accessible */
    short int attenuator_system ; /* 16 bits register (read/write) accessible */
    short int sinus_system ; /* 16 bits register (read/write) accessible */
    short int count_system ; /* 16 bits register (read/write) accessible */
    short int reserved1 ; /* 16 bits register (read/write) accessible */
    short int APDpulse_system ; /* 16 bits register (read/write) accessible */
    short int IT_system ; /* 16 bits register (read/write) accessible */
};
```

### 5.5.2.2. BOARD ONFIGURATION

To configure the board we use register “xxx\_data” to set the value and we write in “xxx\_system” register to apply the value to the current configuration. Then we read “xxx\_system” register to control that the requested action is apply.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 28/65

## 5.6. Implementation break-down

### 5.6.1. AcbHighLevel

#### 5.6.1.1. AcbInit

Input : none

Output : Ok or error

Error : see below

Pseudo-code :

Read the physical address associated to board

Translate this address by use of **BusToLocalAdrs**

Test if the board is accessible

If the board is not here set variable **staticBoardPt** to NULL else to the right value

(staticBoardPt is a variable static to the module AcbDrv)

Called function :

**BusToLocalAdrs**

#### 5.6.1.2. AcbShutdown

Input : none

Output : Ok or error

Error : see below

Pseudo-code :

Close the sinusoid output

Shut-down the booster

Shut-down the 12 bits converters

Set staticBoardPt to NULL (staticBoardPt is a variable static to the module AcbDrv)

Called functions :

**AcbdrvBooster (OFF)**

**AcbdrvCDA (OFF)**

**AcbdrvOutput (OFF)**

#### 5.6.1.3. AcbSelfTest

Input : test number

Output : Ok or error

Error : see below

Pseudo-code :

PROBE :

Test that the board is accessible

MEMORY :

Use **AcbdrvTstData** and **AcbdrvTstAddress** to control the memory bank of the board

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	RÉF. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 29/65

#### REGISTER :

Use **AcbdrvWriteDataRegister** and **AcbdrvReadDataRegister** to control the data registers

Use **AcbdrvWriteSystemRegister** and **AcbdrvReadSystemRegister** to control the system registers

#### COUNT :

Configure and load a pre-define sinusoid (frequency,amplitude) with **AcbdrvCreateConfig** and **AcbdrvLoadConfig**, configure the test counter with **AcbdrvCountTestConfig**, read the receive data by test counter with **AcbdrvReadCounters** and check the correctness of the value

#### SINUS :

Configure and load a pre-define sinusoid (frequency,amplitude) with **AcbdrvCreateConfig** and **AcbdrvLoadConfig**, run during 1 minute and then close the signal output with **AcbdrvOutput**

#### ALL :

Run all functions excepted SINUS and COUNT

#### Called functions :

**AcbdrvTstData** (bankPt, sizeOfbank, typeOfbank)  
**AcbdrvTstAddress** (bankPt, sizeOfbank, typeOfbank)  
**AcbdrvWriteDataRegister** (registerNumber, Value)  
**AcbdrvReadDataRegister** (registerNumber, &Value)  
**AcbdrvWriteSystemRegister** (registerNumber, Value)  
**AcbdrvReadSystemRegister** (registerNumber, &Value)  
**AcbdrvCreateConfig**  
**AcbdrvLoadConfig**  
**AcbdrvCountTestConfig**  
**AcbdrvReadCounters**  
**AcbdrvOutput**

#### 5.6.1.4.ACBSIMULATE

Input : int command,int section

Output : Ok or error

Error : see below

Pseudo-code :

```

ACB_SIM_START :
    Start simulation according to section
ACB_SIM_STOP :
    Stop simulation
ACB_SIM_STATUS :
    Read simulation status

```

Section :

```

ACB_SIM_FULL_SOFT :
    Allocate memory on CPU and set staticBoardPt to the allocated
    memory.
    Set staticSimulationSoftStatus to ON.

```

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 30/65

This integer static to the module acbdrv is use in functions which read status register, in fact with this type of simulation the bit of status register don't change.

#### ACB\_SIM\_COUNT :

Set **staticSimulationCountStatus** to ON.

This integer static to the module acbdrv is use in function **AcbdrvReadCounters** which reads counter value. If the flag is ON the values are read in a pre-define table

#### ACB\_SIM\_SINUS :

close the signal output with **AcbdrvOutput**

Called functions :

**AcbdrvOutput**

**AcbdrvReadCounters**

#### 5.6.1.5.ACBSETFREQUENCY

Input : double frequency

Output : Ok or error

Error : see below

Pseudo-code :

Read the table currently used.

Define the value to load in table for this frequency

Set the **staticFrequencyValue** This double static to the module acbdrv is use in functions which need to know the frequency.

Load the value in the other table

Switch on the new table

Called function :

**AcbdrvSetConfig**

**AcbdrvLoadConfig**

#### 5.6.1.6.ACBSETPHASEDELAY

Input : double phase

Output : Ok or error

Error : see below

Pseudo-code :

Read the frequency currently used

Read the number of point in sinusoid

Convert the phase in radian to a value in tick of 25 ns

Called function :

**AcbdrvSetShift**

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	R��f. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 31/65

### 5.6.1.7.AcBTRANSFERIRQENABLE

Input : int IRQnumber, FUNCPTR routine, int arg

Output : Ok or error

Error : see below

Pseudo-code :

Enable Transfer interrupt

Called functions :

**acbSetInterlockIRQ**

### 5.6.1.8.AcBGETBLOCKTRANSFERSIZE

Input : int flag

Output : Ok or error

Error : see below

Pseudo-code :

Define the number of bytes to transmit from SHAKTIWARE board to PowerPC board (240 bytes if flag is set to 0 and 248 if flag is set to 1)

Called functions :

### 5.6.1.9.AcBGETFRAMEBLT

Input : void\* buffer, int flag

Output : Ok or error

Error : see below

Pseudo-code :

Determine the number of byte to read by using AcbGetBlockTransferSize

Read the count values in one frame in BLT mode

To be sure that all the counter are from the same frame this function has to be called after each TransferIRQ reception. An other solution is to measure the current time on IRQ reception and at the end of the transfer and to control that the delay is inferior to a period.

Called functions :

**AcbdrvBLTReadCounters**

**AcbGetBlockTransferSize**

### 5.6.1.10.AcBTRANSFERIRQDISABLE

Input : none

Output : Ok or error

Error : see below

Pseudo-code :

Disable Transfer IRQ

Called functions :

**acbSeTransferIRQ**

 SHAKTI	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 32/65

### 5.6.1.11.AcbGetFrame

Input : void\* buffer, int flag  
 Output : Ok or error  
 Error : see below  
 Pseudo-code :  
 Determine the number of byte to read by using AcbGetBlockTransferSize  
 Read the count values in one frame  
 To be sure that all the counter are from the same frame this function has to be called after each TransferIRQ reception. An other solution is to measure the current time on IRQ reception and at the end of the transfer and to control that the delay is inferior to a period.  
 We could also read the frame counter number before reading the counter values and after. We can control the frame number is always the same after the reading of values.  
 Called functions :  
**AcbGetBlockTransferSize**  
**AcdrvBLTReadCounters**

### 5.6.1.12.AcbSetAmplitude

Input : double amplitude  
 Output : Ok or error  
 Error : see below  
 Pseudo-code :  
 Convert amplitude in Volt :  
 0 => 0  
 1 => 5,65 V  
 If VoltAmplitude is greater than 0,6 V then set directly the amplitude value **acdrvSetAmplitude**  
 Else  
 Set the attenuator value **acdrvSetAttenuator** to reduce the amplitude in a correct range and then define exactly the amplitude value with **acdrvSetAmplitude**

Called functions :  
**acdrvSetAmplitude**  
**acdrvSetAttenuator**

### 5.6.1.13.ACbGetInterlockStatus

Input : none  
 Output : Ok or error  
 Error : see below  
 Pseudo-code :  
 Read Interlock status in staticInterlockStatus, if Interlock system is ON, read Interlock current statud with **acdrvGetInterlockStatus**

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 33/65

Called functions :

#### **acbdrvGetInterlockStatus**

Input : status

Output : Ok or error

Error : see below

Pseudo-code :

ACB\_INTERLOCK\_ON :

    Set interlock register

    B0 : 0 => interlock active

    B1 : 1 => Led interlock enable : 0 => Led interlock disable

ACB\_INTERLOCK\_OFF :

    Set interlock register

    B0 : 1 => counter reset to 0

    B1 : 1 => Led interlock enable : 0 => Led interlock disable

TBD by ESO

    set **staticInterlockStatus** to the apply value

Called functions :

#### **acbSetInterlockIRQ**

#### **5.6.1.15.ACBSSETINTERLOCKTHRESHOLD**

Input : unsigned short threshold

Output : Ok or error

Error : see below

Pseudo-code :

Read the current frequency

Translate the threshold in count per second in a value in count per frame

If the number of count per second for one counter is greater as the threshold the interlock will change to OFF state and the APDs are switch off

Called functions :

#### **acbdrvSetInterlockThreshold**

### **5.6.2. ApdLowLevel**

#### **5.6.2.1. STATIC VARIABLE**

StaticBoardPt

StaticNumberofBytes

staticSimulationCountStatus

StaticFrequencyValue

staticSimulationSoftStatus

StaticInterlockStatus

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 34/65

### 5.6.2.2. LOW LEVEL FUNCTIONS

AcbdrvWriteDataRegister (registerNumber, Value)  
AcbdrvReadDataRegister (registerNumber, &Value)  
AcbdrvWriteSystemRegister (registerNumber, Value)  
AcbdrvReadSystemRegister (registerNumber, &Value)  
AcbdrvBooster  
AcbdrvCDA  
AcbdrvOutput  
AcbdrvSetShift  
acbdrvSetAmplitude  
acbdrvSetAttenuator  
acbdrvSetInterlockThreshold  
acbdrvSetInterlockStatus  
acbdrvGetInterlockStatus  
acbdrvSetInterlockIRQ  
acbdrvSetTransferIRQ  
  
AcbdrvReadCounters  
AcbdrvBLTReadCounters  
  
AcbdrvTstData (bankPt, sizeOfbank, typeOfbank)  
AcbdrvTstAddress (bankPt, sizeOfbank, typeOfbank)  
AcbdrvCreateConfig  
AcbdrvSetConfig  
AcbdrvLoadConfig  
AcbdrvCountTestConfig

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 35/65

## 6. ELECTRICAL AND ENVIRONMENTAL REQUIREMENTS

### 6.1. Technology

#### 6.1.1. Components

The components are chosen in industrial version - 55° C, +70 ° C. They are mainly in SMC.

The PROM for first FPGA is mounted on support.

#### 6.1.2. Printed Board

The printed circuit is achieved in multilayered on substratum Epoxy. It includes two layers for power and ground and six signal layers.

A signal segregation is made in inserting power and ground plan between signal layers.

The name of component are silk-screen printing.

### 6.2. Power consumption

The board respects the VMEbus specification.

The consumption is evaluated at :

- +5 Volts : 1.8A permanent – 2.5A peak.
- +12 Volts : 1.42Apeak.
- -12 Volts : 1.42Apeak.

These evaluations will be confirmed by tests.

### 6.3. Environmental specifications

Functional air temperature range : -10° C to +30° C.

Typical air temperature gradient : 0.4° C/hour.

Operational altitude : 0m to 2800m.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 36/65

#### 6.4. EMI/EMC features

In order to have a reliable computer in harsh environment and in order to guarantee electromagnetic compatibility, the following rules have been applied.

1. The conception and the routing of the boards has been done as following:
  - Decoupling for each active component <1mm,
  - Multilayer, ground and power planes,
  - Supply filtering,
  - SMC components,
  - Clock path optimized and shielded,
  - Synchronous logic.
2. An EMI filter has been implemented on the power line inputs.
3. In order to prevent an electronics system composed of many different components from EMI/EMC, the optimal solution is that each cabinets, each grounded back planes and each platings are linked each other by the more connecting points as possible. This ground mesh is the only valuable protection against HF disturbances and will be implemented.
4. The system subracks meet the standard of interference emission EN 50081-1 and the standard of susceptibility EN 50 082 -2.

We have implanted some hardware mounted options (ESD capacitor) on the APD signals.

For the components in contact with exterior signals (eg. VME bus, Interlock, ...), we have chosen these components in relation with their availability to answer at EMC/ESD requirements (eg. ABT logical component 2KV ESD).

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 37/65

## 7. MECHANICAL REQUIREMENTS

### 7.1. Form factor

The board is a double europe board factor.

In the rear board, we use the P1 and P2 connectors.

- Count\_A signal : P2C1,
- Count\_B signal : P2C2,

In the front board we have :

- two SMC connectors for interlock relay,
- one LEMO connector for the membrane mirror,
- one led for presence interlock,
- two SCSI connectors.


### 7.2. Unit identification label

Each unit will be identified with the following informations :

- Unit name,
- Unit serial number,
- Manufacturer,
- Manufacturing date,
- Power supply voltage, frequency and current,
- Shaktiware logo.

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 38/65

### 7.3. Mechanical Overview Drawing



 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 39/65

## 8. MAINTENANCE AND TESTS FACILITIES

### 8.1. ACM maintenance concept

The ACM that we propose is composed of only one unit which can be considered as an LRU (Line replaceable Unit).

An intervention on a LRU does not require its removal from its working environment or the removal of another LRU. Tests on LRU can be achieved at the working site, and do not require the use of specific tools.

### 8.2. Plug 'n' Play

It will be possible to replace any board without re-calibration or board configuration (except : board address coding).

### 8.3. Test Points

Test points will be provided on this board to ease the tests and the maintenance procedures :

- APD signal inputs,
- timing unit signals,
- membrane output before amplifier,
- membrane output after amplifier,
- interlock signal.

LEDs:

- two led for the loading FPGA state,

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 40/65

## 8.4. Maintenance Operations

For ALL OPERATIONS ON THE ACM, beware of static discharges. Technicians must wear grounded bracelet. Anti-static flooring under the LRU would be a plus.

**Check** that the board is well seated.

**Power supply test:** the aim of this test is to plug the board when the rack is off and then turn the power on and check the Power Supply LED status. This test requires no other module.

**Loading test:** The aim of this test is to verify the status of the FPGA loading by following the loading flag. This test requires no other module.

**I/O test:** The aim of this test is to make a read/write test sequence between the VME bus and the control register to check the read and written values. This test requires no other module.

**Memories test:** The aim of this test is to access all memory banks of the ACM through the VME bus and then to achieve a read/write test sequence. This test requires no other module.

**Pulse test:** The aim of this test is to verify the count pulse rate by loading a deterministic APD signal and reading the count value. This test requires no other module.

**Sinus wave test:** The aim of this test is to check the output signals of the Timing unit with an oscilloscope. This test requires no other module.

**Interlock test:** The aim of this test is to check the interlock signal with an oscilloscope by loading a deterministic APD signal. This test requires no other module.

**Track test:** The aim of this test is to check the continuity of the different bus tracks. It consists in checking the resistivity between two equivalent pins of different connectors with an ohmmeter.

## 8.5. Self-Tests

Operation	Analysis and results
Verify status FPGA loading	FPGA programming
Read/write test sequence in the control register	RTC interface unit working
Read/write test sequence in the memory banks	Memories working
Load a deterministic APD signal	Counter unit and timing unit working

 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 41/65

## 8.6. Monitoring

For monitoring purpose, we add a supplementary input for ACM with a programmable deterministic value pulse generator.

It allows to control that the ACM performs correctly and it could be used by the RTC to implement a real time monitoring of the loop.

 SHAKTI	MACAO	Réf. : VLT-TRE-SHK-11640-0001
	<b>APD COUNTER MODULE</b>	Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 42/65

## 9. DOCUMENTATION

The following documentation will be delivered with each APD counter module :

1. Users manual,
2. Installation manual,
3. Maintenance and troubleshooting manual,
4. Acceptance test protocol.

The following documentation will be delivered with the first APD counter module :


5. Schematics for all boards,
6. Backplane protocol description.

All documentation will be in English. In addition to paper documentation we will provide the electronic version. All the documentation will be provided with the first system.

 SHAKTI	MACAO APD COUNTER MODULE	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 43/65


## 10. PLANNING

### 10.1. Development planning



 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	R��f. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 44/65

## 10.2. Production planning



 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 45/65

## 11. ACCEPTANCE

An acceptance test document will formalize tests to achieve and will be approved after the design report review.

These following tests are provided as an example.

### 11.1. Unitary tests

Every function of the library will be individually tested.

### 11.2. Validation tests

Measurement of power consumption.

Test of each APD counter.

Test of linearity on one APD counter.

Test of the interlock system.

Test of sinus wave with multifrequency.

Test of the power amplifier.

Test of the resolution on amplitude, frequency and phase.

Test of the system in saturation mode (without interlock).

Test of the system in low flux mode (we only send some trigger).

Test of the system without flux during one hour

Test of the monitoring counter for 24 hours.

### 11.3. Integration tests

These tests will be made at ESO.

### 11.4. Test tools

Pulse generator.


### 11.5. Factory Support Equipment


We need an APD simulator.


We need a computer with VxWork software.


 <b>SHAKTI</b>	<b>MACAO</b> <b>APD COUNTER MODULE</b>	Réf. : VLT-TRE-SHK-11640-0001 Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 46/65



## **12. ANNEXES 1 ELECTRONICS SCHEMATICS**



























BUF1






ADR\_WAVE\_TABLE1\_100[15]





ADR\_WAVE\_TABLE2\_100[15]



DATA\_WAVE\_TABLE2\_100[15]








 <b>SHAKTI</b>	<b>MACAO</b>	Réf. : VLT-TRE-SHK-11640-0001
	<b>APD COUNTER MODULE</b>	Issue : 1.0 Date : 26/02/2001
	Design Report	Page : 47/65

### **13. ANNEXES 2 LEMO CONNECTOR**

## LEMO's Push-Pull Self-Latching Connection System

This self-latching system is renowned worldwide for its easy and quick mating and unmating features. It provides absolute security against vibration, shock or pull on the cable, and facilitates operation in a very limited space.



## Unipole and Multipole Connectors Production Programme

The production programme is divided into 7 families of connectors. Their main characteristics and features are shown below.


<b>Series</b>	00 multipole 0B to 5B	0K to 5K	00 unipole 0S to 6S	0E to 6E	0F to 5F	2C/2G
<b>Latching</b>	Push-Pull					
<b>Shell</b>	Metal or plastic	Metal	Metal or plastic	Metal	Metal	
<b>Feature</b>	Keyed	Keyed watertight	Hermaphroditic insert	Watertight hermaphroditic	Light compact	Shortened version
<b>Insulator type</b>	Multipole		Multipole or unipole		Multipole	
<b>Contact type</b>	Solder, crimp or print		Solder or print		Crimp or print	Solder or print
<b>Page</b>	13 to 40	41 to 54	67 to 90	91 to 102	125 to 140	141 to 156
						157 to 164

# B Series


B series connectors provide the following main features:

- security of the Push-Pull self-latching system
- multipole types 2 to 64 contacts
- solder, crimp or print contacts (straight or elbow)
- keying system («G» key standard) for connector alignment
- multiple key options to avoid cross mating of similar connectors
- high packing density for space savings
- 360° screening for full EMC shielding.


## Interconnections



## Plastic housing models



## Part Section Showing Internal Components



## Technical Characteristics

### Mechanical and Climatical

Characteristics	Value	Standard
Endurance	> 5000 cycles	IEC 60512-5 test 9a
Humidity	up to 95% to 60° C	
Temperature range <sup>1)</sup>	- 55° C, +250° C	
Resistance to vibration	10-2000 Hz, 15 g	IEC 60512-4 test 6d
Shock resistance	100 g, 6 ms	IEC 60512-4 test 6c
Salt spray corrosion test	> 144h	IEC 60512-6 test 11f
Protection index (mated)	IP50	IEC 60529
Climatical category <sup>1)</sup>	55/175/21	IEC 60068-1

### Electrical

Characteristics	Value	Standard
Shielding efficiency	at 10 MHz	> 75 dB IEC 60169-1-3
	at 1 GHz	> 40 dB IEC 60169-1-3

#### Note:

the various tests have been carried out with FGG and EGG connector pairs, with chrome-plated brass shell and PEEK insulator.  
Detailed electrical characteristics, as well as materials and treatment are presented in the chapter Technical Characteristics on page 197.

<sup>1)</sup> for watertight or vacuumtight models see page 37.

## Available Models (series and types)

Model	Multipole						Model	Multipole						Model	Multipole						
	00	0B	1B	2B	3B	4B	5B	00	0B	1B	2B	3B	4B	5B	00	0B	1B	2B	3B	4B	5B
CFF	●	●						●	●	●	●	●	●	●	FYG	●					
CRG	●	●	●												FZG			●	●	●	●
EBG							●								HCG	●	●	●	●		
ECG	●	●	●	●	●	●	●								HEG			●			
ECG <sup>2)</sup>	●	●	●	●	●	●									HGG	●	●	●	●	●	●
EEG	●	●	●	●	●	●	●								HHG	●	●	●	●	●	●
EFG	●														HMG	●	●				
EGG	●	●	●	●	●	●	●								HNG	●					
EHG	●	●	●	●	●	●	●								PEG			●	●		
EJG		●	●	●											PFG	●	●	●	●	●	●
EKG					●	●	●								PHG	●	●	●	●	●	●
EMG		●	●	●											PHG <sup>5)</sup>	●	●	●	●	●	●
ENG		●	●	●	●	●	●								PKG	●	●	●	●	●	●
ENG <sup>3)</sup>			●		●	●	●								PNG		●	●	●	●	●
ENY <sup>4)</sup>					●	●									Ree	●	●	●	●	●	●
EPG		●	●	●											See	●	●	●	●	●	●
ESG		●		●											XBG	●					
EXG		●	●												XRB	●					
EYG		●	●												XPF		●				
EZG	●	●	●	●											YHG	●	●	●	●	●	●

#### Note:

CFF, CRG, EMG, EPG, EXG and FTG models are not available in all types. Please consult pages corresponding to the models.

<sup>1)</sup> only available with «G» key

<sup>2)</sup> with elbow (90°) print contact

<sup>3)</sup> with PEEK outer shell

<sup>4)</sup> only available with «Y» key

<sup>5)</sup> with nut for fitting a bend relief

<sup>6)</sup> with PSU or PP SU outer shell

● = available models by series and types



## Technical Characteristics

### Types

Series	Type	
0B, 1B	302	(1) (2)
0B, 1B	303	(1) (2) (3)
0B, 1B	304	(1) (2) (3) (4)
0B, 1B	305	(1) (2) (3) (4) (5)
0B, 1B	306	(1) (2) (3) (4) (5)
0B, 1B	307	(1) (2) (3) (4) (5) (6) (7)
1B	308	(1) (2) (3) (4) (5) (6) (7) (8)
1B	310	(1) (2) (3) (4) (5) (6) (7) (8) (9) (10)

## Elbow (90°) sockets for printed circuit

These socket models are fixed onto the printed circuit either by soldering the four pins, or with 4 screws (M1.6) replacing the pins.

EXG sockets are 2 nut fixing and are recommended in cases where a flexible printed circuit is used.

### Materials and Treatment

Component	Material	Surface treat. ( $\mu\text{m}$ )		
		Cu	Ni	Au
Housing	PPS 1)		—	
Metallic parts	Brass	0.5	3	—
Earthing crown	Brass	0.5	3	—
Insulator	Bronze	0.5	3	—
Female contact	PEEK		—	
	Bronze	0.5	3	1.5

Note: 1) not used for all sizes.

The surface treatment standards are as follows:

– Nickel: FS QQ-N-290A. – Gold: ISO 4523

### Electrical


Model	Series	Types	Test voltage (kV rms) <sup>1)</sup> Contact-contact	Test voltage (kV rms) <sup>1)</sup> Contact-shell	Rated current (A)
EPG-XBG	00	302-303-304	1.00	1.00	2.0
EPG-EXG	0B	302	1.45	1.20	4.5
EPG-EXG	0B	303	1.70	1.60	4.5
EPG-EXG	0B	304	1.30	1.10	4.5
EPG-EXG	0B	305	1.25	1.20	4.5
EPG-EXG	0B	306	1.25	1.20	2.5
EPG-EXG	0B	307	1.00	1.00	2.0
EPG-EXG	1B	302	1.70	1.45	4.5
EPG-EXG	1B	303	1.60	1.85	4.5
EPG-EXG	1B	304	1.70	1.80	4.5
EPG-EXG	1B	305	1.30	1.55	4.5
EPG-EXG	1B	306	1.35	1.45	4.5
EPG-EXG	1B	307	1.45	1.45	2.0
EPG-EXG	1B	308	1.30	1.30	2.0
EPG-EXG	1B	310	1.00	1.00	1.5
EPG	1B	314	1.00	1.30	1.0

Note: 1) see calculation method, caution and suggested standard on page 204.


### EPG Elbow (90°) socket for printed circuit, key (G) or keys (A, B)

Reference	Dimensions (mm)							
	A	D	H	I	K	L	N	
EPG.00.302.NLN	6.8	11	3.5	7	7	17.5	7	
EPG.00.303.NLN								
EPG.00.304.NLN								

PCB drilling pattern: [P18](#)



## Mechanical latching characteristics



**F<sub>v</sub>:** average latching force.

**F<sub>d</sub>:** average unlatching force with axial pull on the outer shell.

**F<sub>a</sub>:** average pull force with axial pull on the collet nut

### Standard series

Force (N)	Series									
	00	0S	1D	1S	2C	2S	3S	4S	5S	6S
F <sub>v</sub>	9	14	14	15	12	17	20	40	60	70
F <sub>d</sub>	7	9	11	10	12	11	14	25	40	55
F <sub>a</sub>	120	140	300	250	400	350	500	650	750	900

### Watertight series

### Keyed series

Force (N)	Series						Series					Series			
	0E	1E	2E	3E	4E	5E	6E	00	0B	1B	2B	3B	4B	5B	
F <sub>v</sub>	14	16	20	32	65	85	100	9	10	14	15	12	17	39	48
F <sub>d</sub>	9	10	13	25	40	60	75	7	8	11	12	12	14	38	38
F <sub>a</sub>	250	300	400	550	700	800	900	120	250	300	400	400	550	700	800

### Keyed watertight series

Force (N)	Series					Series						
	0K	1K	2K	3K	4K	5K	0F	1F	2F	3F	4F	5F
F <sub>v</sub>	14	16	20	32	65	85	6	6	8	9	14	21
F <sub>d</sub>	9	10	13	25	40	60	8	8	9	11	16	24
F <sub>a</sub>	250	300	400	550	700	800	150	150	150	150	150	150

**Notes:** forces were measured on outer shells **not fitted with contacts**.

**Mechanical endurance:** 5000 cycles.

Mechanical endurance represents the number of cycles after which the latching system is still effective (1 cycle = 1 latching/unlatching at 300 cycles per hour). The values were measured according to the standard IEC 60512-7 test 13a.

1N = 0.102 kg.

## Electromagnetic compatibility (EMC) and shielding efficiency

The electromagnetic compatibility of a device can only be ensured by meeting a number of basic rules with the design of the device and by carefully selecting components, cables and connectors.


Electrical and electronic devices are to be designed to ensure the following:

- reduce the emission of generated electromagnetic disturbance to a level where radios and telecommunication and other devices can properly function;
- electromagnetic immunity against electromagnetic disturbance so that they can properly function.

When selecting a connector, screen or shielding efficiency and low resistance to electric continuity between the cable and the connector should be considered.

The design of LEMO connectors with metal shell and earthing crown guarantee optimum shielding efficiency in all applications where electromagnetic compatibility (EMC) is critical.

The performance of a connector is measured through shielding efficiency, a value that represents the ratio between the electromagnetic field on the outside and the inside of the shell. Our measurements are carried out according to the IEC 60169-1-3 standard.



The performance of S and B series connectors is comparable to the results of measurements carried out on a pair of FGG + PHG.1B connectors.

The performance of E and K series connectors is comparable to the results of measurements carried out on a pair of FGG + PHG.1K connectors.


**Shell electrical continuity:**  
(measured according to IEC 60512-2 test 2f)

Test current: 1A  
A = Ammeter  
mV = Millivoltmeter  
G = Generator

R<sub>1</sub> Values with earthing crown and latch sleeve or inner-sleeve nickel-plated.

R<sub>2</sub> Values with gold-plated earthing crown and nickel-plated latch sleeve or inner sleeve.


**Standard series**



Series	R <sub>1</sub> (mΩ)	R <sub>2</sub> (mΩ)
00	3.5	2.8
0S	2.8	1.6
1D	2.5	1.1
1S	2.2	1.5
2C	—	—

Series	R <sub>1</sub> (mΩ)	R <sub>2</sub> (mΩ)
2S	1.8	1.2
3S	1.6	1.2
4S	1.4	1.0
5S	1.4	1.0
6S	1.0	0.5

**Keyed series**





Series	R <sub>1</sub> (mΩ)	R <sub>2</sub> (mΩ)
00	3.5	2.8
0B	3.5	1.3
1B	2.5	1.1
2B	2.2	0.9

Series	R <sub>1</sub> (mΩ)	R <sub>2</sub> (mΩ)
2G	—	—
3B	2.2	0.7
4B	1.5	0.5
5B	1.5	0.3

**Watertight series**

**Keyed watertight series**

**F series**



Series	R <sub>1</sub> (mΩ)	R <sub>2</sub> (mΩ)
0E-0K	2.8	1.6
1E-1K	2.2	1.5
2E-2K	1.8	1.2
3E-3K	1.6	1.2
4E-4K	1.4	1.0
5E-5K	1.4	1.0
6E	1.0	0.5

Series	R <sub>1</sub> (mΩ)
0F	5.0
1F	3.0
2F	2.5
3F	2.5
4F	2.0
5F	1.5